



碳化硅双面散热模块的银烧结工艺及模块测试

Silver Sintering Technology and Module Test of SiC Double-Side-Cooling (DSC) Module

报告人：董泽政 博士




Power Density of Traction Inverter from Various EVs




Double Side Cooling (DSC) Power Module in EV

3rd Generation PCU




33% Volume Reduction !


4th Generation PCU



Power Control Unit (PCU, Toyota)





Power Module




Inverter

Double Side Cooling Power Module from Hitachi (Audi e-tron)

Advantages of Silver Sintering Technology




- 24 1-in-1 STPAKs;
- Sintered on a Heatsink;
- 175°C.



- 1200V/800A SiC ;
- Sintering SiC Top Metal Plate & Backside;
- 175°C.

15X lifetime* !

SEM Microstructure after Sintering




Sintered Silver Joint interface




Conventional Process Issues of Silver Paste

Printing → Die Attaching → Sintering




Overflow Issue

Creepage Issue




SiC Die




Typical Void and Delamination Defects

- Overflow & Creepage issue
- Defect Control
- Thickness Consistency




Sintering Thickness: 50-80 μm
Thickness Tolerance: $>\pm 10 \mu\text{m}$


Silver Paste Film Transfer Technique



Overflow of sintered silver: $<10\text{-}20\mu\text{m}$





- Negligible Overflow
- No Defects
- Consistent Thickness



Sintering Thickness: $<20\text{-}100\mu\text{m}$
Thickness Tolerance: $<\pm 3\mu\text{m}$



N Dies in Parallel (N=2~6)



$V_{(BR)DSS}$ Characteristics of DSC SiC Power Module



@25 °C Die Specification : 750V/8mΩ, 5 × 5 mm²

Single Die



V_{th} of DSC SiC Power Module

@25 °C






➤ Temperature ?

➤ Pressure ?

V_{th} Shift (Temperature or Pressure)



V_{th} @ $V_{ds} = 10V$, $I_d = 50mA$




15MPa, 5min

Forward $R_{ds(on)}$ of DSC SiC Power Module


@25 °C Die Specification : 750V/8mΩ, 5×5 mm²



4.54mΩ < **4.84mΩ** (Die_1 + Die_2)
4.40mΩ < **4.90mΩ** (Die_3 + Die_4)






High
Contacting Resistance




No Contacting Resistance
(Sintering & Soldering)




Double Pulse Test (DPT)

Test Condition: 400V/200A L :46 μ H V_{dr} :0~15V $R_{g(on)}=R_{g(off)}$:5.1 Ω






↓
Ansys Q3D



Parasitic Inductances Extraction





2 Dies in Parallel

Simplified Model

$L_{loop} = 18.5nH$

$L_{loop} = 8.5nH$



6 Dies in Parallel

$L_{loop} = 16.8nH$




$L_{loop} = 6.8nH$

Switching Waveforms (V_{gs} & V_{ds}) of DPT



Power Management Innovation Consortium


Test Condition: 400V/200A L :46 μ H V_{dr} :0~15V $R_{g(on)}=R_{g(off)}$:5.1 Ω




Switching Waveforms (V_{ds} & i_{ds}) of DPT

Test Condition: 400V/200A L :46 μ H V_{dr} :0~15V $R_{g(on)}=R_{g(off)}$:5.1 Ω


MSO8064 Tue August 02 21:32:24 2022







MSO8064 Tue August 02 21:32:50 2022



MSO8064 Tue August 02 21:33:22 2022




Analysis of Voltage Overshoot and Current Ringing




$$L_{loop} = 18.5nH \quad C_{oss} \approx 484pF * 2 @ 200V$$
$$\frac{1}{2 \cdot \pi \sqrt{L_{loop} \cdot C_{oss}}} \approx 38 \text{ MHz}$$


Measured






Single Die from datasheet



Die from another Manufacture



Thermal Resistance Evaluation by Simulation





Power (Die₁+Die₂) :
300W

Die 5×5 mm²: 127°C (Average)

Bottom 6.6×6.9 mm²: 109°C (Average)

$R_{JC_Die_side} = 0.06 \text{ K/W}$



TOP Convection

Power (Die₁+Die₂) :
300W




Die 5×5 mm²: 368°C (Average)

Top 6.6×6.9 mm²: 144°C (Average)




$R_{JC_Mo_side} = 0.52 \text{ K/W}$


$R_{Mo} = 0.35 \text{ K/W}$

Transient Dual Interface Measurement of Die-side




Transient Dual Interface Measurement of Mo-side







Module A (SSC)






Module B (DSC)

STR = Thermal Resistance * Die Area
(**S**pecific **T**hermal **R**esistance)



This work (DSC)

Transient Thermal Impedance of the Module



结论：

- 基于银浆的薄膜转移工艺适合小批量开发
- 双面烧结工艺可靠、热阻低
- 大功率模块开关速度快，对寄生参数敏感

未来工作：

- 模块布局优化设计、散热器集成封装
- 可靠性测试分析、逆变器搭建等

关于SiC测试标准的一些思考

- 模块杂散电感的定义及测量方法（判断标准是什么）
- 双面模块的热阻测试标准

请各位专家批评指正

，不得外传

